 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: * The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT154 4-to-16 line decoder/demultiplexer Product specification File under Integrated Circuits, IC06 September 1993 Philips Semiconductors Product specification 4-to-16 line decoder/demultiplexer FEATURES * 16-line demultiplexing capability * Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs * 2-input enable gate for strobing or expansion * Output capability: standard * ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT154 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns 74HC/HCT154 The 74HC/HCT154 decoders accept four active HIGH binary address inputs and provide 16 mutually exclusive active LOW outputs. The 2-input enable gate can be used to strobe the decoder to eliminate the normal decoding "glitches" on the outputs, or it can be used for the expansion of the decoder. The enable gate has two AND'ed inputs which must be LOW to enable the outputs. The "154" can be used as a 1-to-16 demultiplexer by using one of the enable inputs as the multiplexed data input. When the other enable is LOW, the addressed output will follow the state of the applied data. TYPICAL SYMBOL tPHL/ tPLH CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL x VCC2 x fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". PARAMETER propagation delay An, En to Yn input capacitance power dissipation capacitance per package notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 11 3.5 60 HCT 13 3.5 60 ns pF pF UNIT September 1993 2 Philips Semiconductors Product specification 4-to-16 line decoder/demultiplexer PIN DESCRIPTION PIN NO. 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14, 15, 16, 17 18, 19 12 23, 22, 21, 20 24 SYMBOL Y0 to Y15 E0, E1 GND A0 to A3 VCC 74HC/HCT154 NAME AND FUNCTION outputs (active LOW) enable inputs (active LOW) ground (0 V) address inputs positive supply voltage (a) (b) Fig.1 Pin configuration. Fig.2 Logic symbol. Fig.3 IEC logic symbol. Fig.4 Functional diagram. September 1993 3 Philips Semiconductors Product specification 4-to-16 line decoder/demultiplexer FUNCTION TABLE INPUTS E0 H H L L L L L L L L L L L L L L L L L Note 1. H = HIGH voltage level L = LOW voltage level X = don't care E1 H L H L L L L L L L L L L L L L L L L A0 X X X L H L H L H L H L H L H L H L H A1 X X X L L H H L L H H L L H H L L H H A2 X X X L L L L H H H H L L L L H H H H A3 X X X L L L L L L L L H H H H H H H H Y0 H H H L H H H H H H H H H H H H H H H Y1 H H H H L H H H H H H H H H H H H H H Y2 H H H H H L H H H H H H H H H H H H H Y3 H H H H H H L H H H H H H H H H H H H Y4 H H H H H H H L H H H H H H H H H H H Y5 H H H H H H H H L H H H H H H H H H H Y6 H H H H H H H H H L H H H H H H H H H OUTPUTS Y7 H H H H H H H H H H L H H H H H H H H Y8 H H H H H H H H H H H L H H H H H H H Y9 H H H H H H H H H H H H L H H H H H H 74HC/HCT154 Y10 Y11 Y12 Y13 Y14 Y15 H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H L Fig.5 Logic diagram. September 1993 4 Philips Semiconductors Product specification 4-to-16 line decoder/demultiplexer DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER min. tPHL/ tPLH propagation delay An to Yn propagation delay En to Yn output transition time +25 typ. 36 13 10 39 14 11 19 7 6 max. 150 30 26 150 30 26 75 15 13 -40 to +85 min. max. 190 38 33 190 38 33 95 19 16 -40 to +125 min. max. 225 45 38 225 45 38 110 22 19 ns 74HC/HCT154 TEST CONDITIONS UNIT V WAVEFORMS CC (V) 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.6 tPHL/ tPLH ns Fig.7 tTHL/ tTLH ns Figs 6 and 7 September 1993 5 Philips Semiconductors Product specification 4-to-16 line decoder/demultiplexer DC CHARACTERISTICS FOR 74HCT For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Output capability: standard ICC category: MSI Note to HCT types 74HC/HCT154 The value of additional quiescent supply current ( ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below. INPUT An En UNIT LOAD COEFFICIENT 1.0 1.0 AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HCT SYMBOL PARAMETER min. tPHL/ tPLH tPHL/ tPLH tTHL/ tTLH propagation delay An to Yn propagation delay En to Yn output transition time +25 typ. 16 15 7 max. 35 32 15 -40 to +85 min. max. 44 40 19 -40 to +125 min. max. 53 48 22 ns ns ns 4.5 4.5 4.5 Fig.6 Fig.7 Figs 6 and 7 UNIT V WAVEFORMS CC (V) TEST CONDITIONS September 1993 6 Philips Semiconductors Product specification 4-to-16 line decoder/demultiplexer AC WAVEFORMS 74HC/HCT154 (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. (1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V. Fig.6 Waveforms showing the address input (An) to output (Yn) propagation delays and the output transition times. Fig.7 Waveforms showing the enable input (En) to output (Yn) propagation delays and the output transition times. APPLICATION INFORMATION Fig.8 1-of-16 decoder; LOW level output is selected. Fig.9 1-of-16 demultiplexer; logic level on selected outputs follow the logic level on the data input. PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines". September 1993 7 |
Price & Availability of 74HC154
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |